Zhengzhou Lu Zheng Tech & Trade Co., Ltd.
Products
Contact Us
  • Contact Person : Ms. Zhong Victoria
  • Company Name : Zhengzhou Lu Zheng Tech & Trade Co., Ltd.
  • Tel : 86-371-63671632
  • Fax : 86-371-63672737
  • Address : Henan,Zhengzhou,226 Nanyang Road, Zhengzhou City, Henan Province, Fu Tian Lijing Garden, Building 23, Unit 4, 2nd Floor East, 40
  • Country/Region : China

XC5210-PQ240:Field Programmable Gate Arrays

XC5210-PQ240:Field Programmable Gate Arrays
Product Detailed
Related Categories:Integrated Circuits
XC5210-PQ240 1.50pcs in stock 2.Field Programmable Gate Arrays 3.QFP,new and original factory sealed!

XC5210-PQ240:Field Programmable Gate Arrays

DescriptionThe XC5200 Field-Programmable Gate Array Family is engineered to deliver low cost. Building on experiences gained with three previous successful SRAM FPGA families, the XC5200 family brings a robust feature set to programmable logic design. The VersaBlock™ logic module, the VersaRing I/O interface, and a rich hierarchy of inter-connect resources combine to enhance design flexibility and reduce time-to-market. Complete support for the XC5200 family is delivered through the familiar Xilinx soft-ware environment. The XC5200 family is fully supported on popular workstation and PC platforms. Popular design entry methods are fully supported, including ABEL, sche-matic capture, VHDL, and Verilog HDL synthesis. Designers utilizing logic synthesis can use their existing tools to design with the XC5200 devices.

Features• Low-cost, register/latch rich, SRAM based reprogrammable architecture-0.5µm three-layer metal CMOS process technology- 256 to 1936 logic cells (3,000 to 23,000 “gates”)- Price competitive with Gate Arrays• System Level Features- System performance beyond 50 MHz- 6 levels of interconnect hierarchy- VersaRing™ I/O Interface for pin-locking- Dedicated carry logic for high-speed arithmetic functions- Cascade chain for wide input functions- Built-in IEEE 1149.1 JTAG boundary scan test circuitry on all I/O pins- Internal 3-state bussing capability- Four dedicated low-skew clock or signal distribution nets 

• Versatile I/O and Packaging- Innovative VersaRing™ I/O interface provides a high logic cell to I/O ratio, with up to 244 I/O signals- Programmable output slew-rate control maximizes performance and reduces noise- Zero Flip-Flop hold time for input registers simplifies system timing- Independent Output Enables for external bussing

- Footprint compatibility in common packages within the XC5200 Series and with the XC4000 Series- Over 150 device/package combinations, including advanced BGA, TQ, and VQ packaging available• Fully Supported by Xilinx Development System- Automatic place and route software- Wide selection of PC and Workstation platforms- Over 100 3rd-party Alliance interfaces- Supported by shrink-wrap Foundation software

XC5210-PQ240:Field Programmable Gate Arrays



Copyright Notice @ 2008-2022 ECBAY Limited and/or its subsidiaries and licensors. All rights reserved.